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INTEGRATED CIRCUIT CELL LIBRARY 
CROSS-REFERENCES TO RELATED 
APPLICATIONS 
This application is a nonprovisional of and claims priority 
to U.S. Prov. Pat. Appl. No. 601298,832, entitled 
“MULTIPLEXOR-BASED DIGITAL DESIGN,” filed Jun. 
15,2001 by Sterling R. Whitaker et al., the entire disclosure 
of which is herein incorporated by reference for all purposes. 
This application is also related to the following commonly 
assigned, concurrently filed U.S. patent applications, each of 
which is also incorporated herein by reference in its entirety 
for all purposes: U.S. patent appl. Ser. No. 101172,494, 
entitled “DIGITAL DESIGN USING SELECTION 
OPERATIONS,” by Sterling R. Whitaker, Lowell H. Miles, 
and Eric G. Cameron U.S. Pat. No. 6,792,589 issued Sep. 
14, 2004; U.S. patent appl. Ser. No. 101172,742, entitled 
INTEGRATION,” by Gary K. Maki and Prakash R. Bhatia; 
U.S. patent appl. Ser. No. 101172,746, entitled “OPTIMI- 
ZATION OF DIGITAL DESIGNS,” by Sterling R. Whitaker 
and Lowell H. Miles; U S. patent appl. Ser. No. 101172,743, 
entitled “DIGITAL LOGIC OPTIMIZATION USING 
SELECTION OPERATIONS,” by Sterling R. Whitaker, 
Lowell H. Miles, Eric G. Cameron, and Jody W. Gambles 
U.S. Pat. No. 6,779,158 issued Aug. 17, 2004; and U.S. 
patent appl. Ser. No. 101172,744, entitled “DIGITAL CIR- 
CUlTS USING UNIVERSAL LOGIC GATES,” by Sterling 
R. Whitaker, Lowell H. Miles, Eric G. Cameron, Gregory W. 
Donohoe, and Jody W. Gambles U.S. Pat. No. 6,779,156 
issued Aug. 17,2004. These applications may be referred to 
herein as “the Universal-Logic-Gate applications.” 
“ PAS S - T R A N S  I S T 0 R V E RY L AR G E S C A L E 
STATEMENT AS TO RIGHTS TO INVENTIONS 
MADE UNDER FEDERALLY SPONSORED 
RESEARCH OR DEVELOPMENT 
The U.S. Government has a paid-up license in this inven- 
tion and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as 
provided for by the terms of Grant No. NAGS-9152 awarded 
by NASA. 
BACKGROUND 
This invention relates in general to digital circuits and, 
more specifically, to design of digital circuits that are 
laid-out with cells. 
Mathematics is one attempt for humankind to understand 
the universe around them. As technological advancement 
occurs, mathematical concepts and algorithms grow to 
enable and/or support those advancements. Within the con- 
text of digital design, Boolean logic is the mathematical 
construct used to manipulate and optimize digital circuits. 
Nearly every electronic device today relies upon some type 
of Boolean logic for any embedded digital circuits. Other 
mathematical constructs, however, are possible that allow 
further optimization of digital designs. Changes to the 
processing of digital design are necessary when avoiding 
Boolean logic elements. 
Today application specific integrated circuit (ASIC) are 
specified using netlists of library cells for a particular 
process of a foundry or fabrication facility. These netlists are 
used to fabricate integrated circuits made up of the library 
cells. A few hundred library cells are typically available for 
a particular process that include AND gates, OR gates, 
flip-flops (F/F), and buffers. When a new fabrication process 
2 
is developed, engineers custom layout each of the library 
cells to get the most optimal performance from each cell. 
BRIEF DESCRIPTION OF THE DRAWINGS 
s The present invention is described in conjunction with the 
FIG. 1 A  is a block diagram of an embodiment of a basic 
FIG. 1B is a block diagram of another embodiment of a 
lo basic cell composed of a memory and a buffer kernel cells; 
FIG. 1C is a block diagram of yet another embodiment of 
a basic cell composed of a selection and memory kernel 
cells; 
FIG. 1D is a block diagram of still another embodiment 
of a basic cell composed of a selection and a buffer kernel 
cells; 
FIG. 2A is a block diagram of an embodiment of a 
memory cell with a synchronous reset; 
FIG. 2B is a block diagram of another embodiment of a 
memory cell with an asynchronous reset; 
FIG. 3 is a block diagram of an embodiment of a universal 
logic gate layout; 
FIG. 4 is a block diagram of an embodiment of a memory 
25 kernel cell layout; 
FIG. 5 is a block diagram of an embodiment of a buffer 
kernel cell layout; 
FIG. 6 is a block diagram of an embodiment of a basic cell 
abutted together from the kernel cells of FIGS. 3-5; 
FIG. 7 is a block diagram of an embodiment of two basic 
cells laid out together; 
FIG. SA provides a schematic illustration of an 
enhancement-mode transistor; 
FIG. 8B provides a schematic illustration of a depletion- 
mode transistor; 
FIG. 8C provides a circuit layout for a universal logic gate 
according to an embodiment of the invention that uses 
depletion-mode transistors; 
FIG. 9Ais a flow diagram illustrating how inversions may 
be removed in logical expressions implemented in embodi- 
ments of the invention; 
FIG. 9B is a flow diagram illustrating how nodes may be 
reduced in logical expressions implemented in embodiments 
FIG. 9C is a flow diagram illustrating how nodes may be 
combined in logical expressions implemented in embodi- 
ments of the invention; 
FIG. 9D is a flow diagram illustrating how set and reset 
inputs may be used in performing optimizations according to 
embodiments of the invention; 
FIG. 10 is a flow diagram illustrating an embodiment for 
a ULG netlist optimization; 
FIG. 11 provides a schematic illustration of a computer 
system on which methods of the invention may be embod- 
ied; 
FIG. 12 is a flow diagram of an embodiment of a process 
for preparing a ULG ASIC cell library; 
FIG. 13 is a block diagram of an embodiment of a design 
flow that uses syntactic manipulation after synthesis; 
FIG. 14  is a block diagram of another embodiment of a 
design flow that uses syntactic manipulation and the ULG 
ASIC cell library; 
FIG. 15 is a block diagram of another embodiment of a 
design flow that uses the ULG ASIC cell library for the final 
netlist; 
appended figures: 
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FIG. 16 is a block diagram of yet another embodiment of 
a design flow that combines synthesis and syntactic manipu- 
lation into a single tool; 
FIG. 17 is a block diagram of still another embodiment of 
a design flow that uses a verification tool throughout the 
design flow; 
FIG. 18 is a block diagram of still another embodiment of 
a design flow that uses a verification tool throughout the 
design flow and after fabrication; and 
FIG. 19 is a flow diagram of an embodiment of a design 
process. 
In the appended figures, similar components and/or fea- 
tures may have the same reference label. Further, various 
components of the same type may be distinguished by 
following the reference label by a dash and a second label 
that distinguishes among the similar components. If only the 
first reference label is used in the specification, the descrip- 
tion is applicable to any one of the similar components 
having the same first reference label irrespective of the 
second reference label. 
DETAILED DESCRIPTION 
The ensuing description provides preferred exemplary 
embodiment(s) only, and is not intended to limit the scope, 
applicability or configuration of the invention. Rather, the 
ensuing description of the preferred exemplary embodiment 
(s)  will provide those skilled in the art with an enabling 
description for implementing a preferred exemplary 
embodiment of the invention. It is to be understood that 
various changes may be made in the function and arrange- 
ment of elements without departing from the spirit and scope 
of the invention as set forth in the appended claims. 
In one embodiment, the present invention provides an 
ASIC cell library for use in creation of custom integrated 
circuits. The ASIC cell library includes some first cells and 
some second cells. Each of the second cells includes two or 
more kernel cells. The ASIC cell library is at least 5% 
comprised of second cells. In various embodiments, the 
ASIC cell library could be 10% or more, 20% or more, 30% 
or more, 40% or more, 50% or more, 60% or more, 70% or 
more, 80% or more, 90% or more, or 95% or more com- 
prised of second cells. In various embodiments, a total 
number of kernel cells could be less 10, 20, 30, 40, 50, 75, 
or 100. 
In another embodiment, the present invention provides an 
integrated circuit cell library for use in circuits having digital 
logic. A first percentage of the integrated circuit cell library 
are first cells and a second percentage of the integrated 
circuit cell library are second cells. Each of the second cells 
includes a selection circuit. The second percentage is more 
than 5% of the integrated circuit cell library. 
In yet another embodiment, the present invention pro- 
vides an integrated circuit cell library for use in circuits 
having digital logic. The integrated circuit cell library 
includes first cells and second cells. The first cells are a first 
percentage of the integrated circuit cell library and the 
second cells are a second percentage of the integrated circuit 
cell library. Kernel cells are used in forming the second cells. 
At least some of the second cells include at least two kernel 
cells coupled together through abutment. 
I. Cells 
In one embodiment, a basic cell is a construct that 
includes one or more of a universal logic gate (ULG), a 
memory element or flip-flop (FIF), and/or a buffer. In this 
embodiment, the ULG is a multiplexor or select circuit. The 
ULG, memory element, and buffer are implemented with a 
4 
relatively-small number of kernel cells, which typically have 
layouts that are individually optimized, and often, by hand. 
The kernel cells are arranged into the higher-level basic cells 
having at least one of the ULG, memory element, and buffer, 
s but the basic cells do not have more than one of any type of 
kernel cell in this embodiment. For a given semiconductor 
process, there is a ULG ASIC cell library which is composed 
of the basic cells and specialized cells. These specialized 
cells may differ from the basic cell construct and could 
i o  include, for example, clock dividers, memory arrays, analog 
circuits, phase-locked loops, oscillators, analog circuits, etc. 
Referring first to FIG. lA, an embodiment of a basic cell 
100 is shown in block diagram form. This embodiment 
includes all three of a ULG or selection circuit 104, a 
IS memory cell 108 and a buffer 112. Some of the kernel cell 
components of the basic cell 100 are shown in a generalized 
manner. The ULG 104 is shown having any number of data 
and selection control inputs, however the relationship 
between the maximum data inputs for a number of selection 
20 control inputs follows the following relationship 2y=I. The 
memory kernel cell 108 shown is a resetable D F/F. A buffer 
kernel cell 112 shown has both an inverting and non- 
inverting output, although, other buffer implementations 
will have either an inverting or non-inverting output. 
The ULG 104 in this embodiment is implemented with a 
multiplexor. Multiplexors can be used to implement any 
Boolean function, but are not Boolean operators. Combina- 
torial logic in conventional designs is not implemented with 
selection functions, but uses Boolean logic gates. Further, 
30 multiplexors in conventional circuits are converted to Bool- 
ean equivalents during synthesis. 
The below Table I shows the fourteen kernel cells used in 
one embodiment: 
zs 
3 s  TABLE I 
ULG Component Symbol Description 
ULG U 8 to 1 (US), 4 to 1 (U4) or 2 
to 1 (UZ) Multiplexors 
Resetable D FIF - Synchronous (DRl), 
Clock Edge Synchronization (DRZ) 
or Asynchronous (DR3) 
Setable D FIF - Synchronous (DSl), 
Clock Edge Synchronization (DSZ) or 
Asynchronous (DS3) 
Inverting and Non-inverting buffer (BZ) 
40 Memory Cells D D FIF (Dl) 
DR 
DS 
4s Buffers B Non-inverting buffer (Bl) or Hybrid 
BN Inverting buffer (BN1) 
CB High-drive buffer (CB1) 
ZB Tristatable buffer (ZB1) 
so 
The embodiment of the kernel cells in the above Table I 
could be augmented in other embodiments to include other 
cells. The ULGs could include multiplexors of any size, for 
example, 16 to 1, 32 to 1, 64 to 1, etc. Larger multiplexors 
ss could be formed with a number of smaller multiplexors if a 
larger multiplexor is not supported in the kernel cells. 
Various other types of memory cells could also be supported 
such as EEPROM, EPROM, PROM, DRAM, SRAM, 
NVRAM, magnetic core memory, J-K F/Fs, setable and 
60 resetable F/Fs, various F/F with scan ATPG capability, etc. 
The J-K, setable, or resetable functionality of a F/F can be 
implemented by a D F/F and logic that can be embedded in 
the mux before or after the D F/F. The F/Fs could also be 
falling edge triggered in some embodiments. Also the buff- 
65 ers could be of various strengths and sizes. Some buffers 
could support input and output pins of the chip with various 
thresholds, voltages, etc. 
US 6,892,373 B2 
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Table I1 lists the various configurations in which kernel 
cells are used to create basic cells 100-1 that use all of a 
ULG 104, a memory cell 108 and a buffer cell 112 such as 
variations found in one embodiment of the ULG ASIC cell 
library. 
TABLE IV 
Basic Cell Configuration 
the example in FIG. 1A. These basic cells 100-2 are the Type Mux - Mem Various Basic Cell Layout Names 
UD U - D  U2D1, U4D1, U8D1 
UDR U - DR U2DR1, U4DR1, U8DR1, U2DR1, 
U4DR2, U8DR2 U2DR3, 
U4DR3, U8DR3 
UDS u - DS U2DS1, U4DS1, U8DS1, U2DS2, TABLE I1 
Configuration 10 U4DS2, U8DS2, U2DS3, 
Basic Cell Mux - Mem - 
Type Buf Various Basic Cell Layout Names 
U4DS3, U8DS3 
UDB U - D - B  U2D1B1, U4D1B1, U8D1B1, With reference to FIG. lD,  a block diagram of still 
another embodiment of a basic cell 100-4 composed of ULG 
UDBN U - D - BN U2D1BN1, U4D1BN1, U8D1BN1 15 and buffer kernel cells 104, 112 is shown. There are other 
possible configurations of this type of basic cell 100-4. The UDZB u - D - ZB U2D1ZB1, U4D1ZB1, U8D1ZB1 
variations of this basic cell 100-4 for one embodiment of the 
ASIC library are listed in Table V. From Tables 11-V, around 
80% of the 142 available basic cells include ULG circuits. 
20 The 142 basic cells are based upon the 14 kernel cells of 
Table I. 
Although the embodiment in Tables 11-V show some 
possible basic cells, other embodiments could include addi- 
tional basic cells. These additional basic cells could be 
25 optimized for output power, power consumption, layout 
area, response time, leakage, etc. such that there are multiple 
cells with the same logical properties, but that are optimized 
for particular circumstances. For example, there may be 
three non-inverting buffers of having different drives to 
support larger fanout and/or higher speeds. In various 
30 embodiments, there could be less than, for example, 100,75, 
50,40,30,20, or 10 kernel cells. At the lower limit, there is 
three kernel cells in one embodiment with just one of each 
U2D1B2, U4D1B2, U8D1B2, 
UDRB U - DR - B U2DR1B1, U2DR2B1, U2DR3B1, 
U2DR1B2, U2DR2B2, U2DR3B2, 
U4DR1B1, U4DR2B1, U4DR3B1, 
U4DR1B2, U4DR2B2, U4DR3B2, 
U8DR1B1, U8DR2B1, U8DR3B1, 
U8DR1B2, U8DR2B2, U8DR3B2 
UDRBN U - DR - BN U2DR1BN1, U2DR2BN1, U2DR3BN1, 
U4DR1BN1, U4DR2BN1, U4DR3BN1, 
U8DR2BN1, U8DR3BN1 
UDRZB U - DR - ZB U2DR1ZB1, U2DR2ZB1, U2DR3ZB1, 
U4DR1ZB1, U4DR2ZB1, U4DR3ZB1, 
U8DR1ZB1, U8DR2ZB1, mDR3ZB1 
UDSB U - DS - B U2DS1B1, U2DS2B1, U2DS3B1, 
U2DS1B2, U2DS2B2, U2DS3B2, 
U4DS1B1, U4DS2B1, U4DS3B1, 
U4DS1B2, U4DS2B2, U4DS3B2, 
U8DS1B1, U8DS2B1, U8DS3B1, 
U8DS1B2, U8DS2B2, U8DS3B2 
UDSBN - DS - BN U2DS1BN1, U2DS2BN1, U2DS3BN1, 
U8DS1BN1, U8DS2BN1, USDS3BN1 
UDSZB u - DS - ZB U2DS1ZB1, U2DS2ZB1, U2DS3ZB1, of the types of kernel cells. 
U4DS1ZB1, U4DS2ZB1, U4DS3ZB1, 
U8DS1ZB1, U8DS2ZB1, U8DS3ZB1 35 
U4DS1BN1, U4DS2BN1, U4DS3BN1, 
TABLE V 
Basic Cell Configuration 
Mux - Buf 
U - B  
Various Basic Cell Layout Names 
U2B1, U4B1, U8B1, U2B2, U4B2, U8B2 
U2BN1, U4BN1, U8BN1 
With reference to FIG. lB ,  a block diagram of another Type 
buffer kernel cells 108, 112 is shown. This is but one 40 UBN 
example of a basic cell 100-2 of this general configuration. 
found in an embodiment of a ULG ASIC cell library are 
listed in Table 111. 
embodiment of a basic cell 100-2 composed of memory and UB - BN 
Other basic cells of this general configuration that could be The building blocks of a digital circuit could be abstracted 
beyond the ULG ASIC cell library. In some embodiments, 
the ULG ASIC cell library components could be combined 
45 in higher-level macro cells such as adders, multipliers, 
registers, barrel shifters, ALUs, comparators, decoders, state 
machines, counters, etc. There could be thousands of pos- 
sible macro cells. Further, designs can be abstracted to a 
level higher than the macro cells by using cores that imple- 
50 ment higher level functions such as microprocessors, graph- 
ics processors, interface busses or ports, digital signal 
processors, etc. These cores could use macro cells and/or 
components from the ULGASIC cell library. Often the cores 
are written in a hardware description language (HDL) that 
55 can be easily synthesized into any ULG ASIC cell library for 
a particular process. 
With reference to FIGS. 2A and 2B, various embodiments 
of a memory kernel cell 108 are shown in block diagram 
form. These embodiments divide the D F/F 208 out from the 
memory cell and implement some functionality with a 
6o separate buffer cell 204. In various embodiments, the buffer 
TABLE I11 
Basic Cell Configuration 
Type Memory - Buffer Various Basic Cell Layout Names 
D1B1, D1B2 DB D - B  
DBN D - BN DlBNl 
DZB D - ZB DlZBl 
DRB DR - B 
DRBN DR - BN DR1B1, DR2B1, DR3B1, DR1B2, DR2B2, DR3B2 DR1BN1, DR2BN1, DR3BN1 
DR1ZB1, DR2ZB1, DR3ZB1 DRZB DR - ZB 
DSB DS - B DS1B1, DS2B1, DS3B1, DS1B2, 
DS2B2, DS3B2 
DSBN DS - BN DS1BN1, DS2BN1, DS3BN1 
DSZB DS - ZB DS1ZB1, DS2ZB1, DS3ZB1 
ceil 204 could be used to customize the D F/F 208 with 
diagram Of yet another synchronous reset of FIG. 2A or asynchronous reset of FIG. 
embodiment of a basic cell 100-3 is shown that is composed 2B. In other embodiments, a separate circuit could be used 
Of ULG and memory kernel Cells 104, 108. This is just One to make a D F/F 208 behave as a setable D F/F, a J-K F/F 
example of the various similar basic cells 100-3 that might 65 or a F/F with Scan capability. In other embodiments, the 
form an embodiment of the ULG ASIC cell library. Other separate circuit could be implemented with a selection 
Referring next to lc9 a 
possible configurations are enumerated in Table IV below. circuit. 
US 6,892,373 B2 
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This buffer cell 204 in an ASIC cell library could be used 
for other purposes also. For example, an 8 to 1 mux function 
could be implemented with a buffer cell 204 and a 4 to 1 mux 
104 in some circumstances to reduce the chip area needed to 
implement the functionality. Table VI shows the thirteeen 
kernel cells used in this embodiment. Table VI1 shows a 
truth table for the enable buffer 204 where the enable input 
is R, the input is D and the output is Q. 
TABLE VI 
Kernel Cell 
Component Symbol Description 
ULGs U 
Memory Cells D 
DS 
Buffers B 
BN 
EBN 
CB 
ZB 
8 to 1 (US), 4 to 1 (U4) or 2 to 1 (UZ) 
Multiplexors 
D FIF (Dl) 
Setable D FIF - Synchronous (DSl), Clock 
Edge Synchronization (DSZ) or 
Asynchronous (DS3) 
Non-inverting buffer (Bl) or Hybrid Inverting 
and Non-inverting buffer (BZ) 
Inverting buffer (BN1) 
Inverting buffer with an enable input (EBN1) 
High-drive buffer (CB1) 
Tristatable buffer (ZB1) 
TABLE VI1 
R D Q 
11. Layout of Cells 
Each fabrication process at a fab or foundry generally has 
a conventional ASIC cell library that is customized for that 
process. Each of the hundreds of cells in the conventional 
ASIC cell library is typically manually laid out to optimize 
its configuration. In this embodiment, however, a small 
number of customized kernel cells are used to automatically 
or manually compile the basic cells 100. For a target 
fabrication process, care is taken to optimize the layout of 
kernel cells 104, 108, 112 for factors such as power 
consumption, chip area, number of masks, number of pro- 
cess steps, yield, capacitance, inductance, resistance, 
glitches, I/O placement, etc. In some cases, the fabrication 
processes are similar enough to other fabrications processes 
that only minor tweaking to kernel cells is done. 
With reference to FIG. 3 a block diagram of an embodi- 
ment of a ULG layout 300 is shown. A cloud graphic is used 
to represent the layout of the circuit to implement the 2 to 1 
ULG 104. Input ports 316, 320 and I/O 324 are detailed 
within the circuit cloud, more specifically, ports for the 
inputs (I, and 11) 316 and the select (Yo) 320 and a trace is 
shown for the Q output 324. For the ULG kernel cell, the 
input and select signals are ports 316, 320 within the ULG 
layout 300. The ULG circuit 304 is attached by traces to 
latitudinal power traces 308, 312. 
Abutment is used to link certain signals by coupling 
adjacent kernel cells. Adjacent placement of the cells may 
join the abutted I/O or a small conductive trace may join the 
abutted I/O. The kernel cells have a uniform height and 
differing depths such that the power traces 308,312 for each 
kernel cell align with the next kernel cell. Also, certain I/O 
signals use a uniform latitude. For example the Q output 324 
of the ULG layout 304 would align latitudinally with an 
input for an adjacent memory or buffer kernel cell. 
8 
Referring next to FIG. 4, a block diagram of an embodi- 
ment of a memory kernel cell layout 400 is shown. This 
memory circuit 404 implements a D F/F with a D input 412, 
a clock input 408 and a Q output 416. Coupled to the 
5 memory circuit 404 are a VDD and V, power busses 308, 
312. The height of the memory kernel cell layout 400 is the 
same as the ULG cell layout 300 such that the power busses 
for both kernel cells align latitudinally. 
With reference to FIG. 5, a block diagram of an embodi- 
ment of a buffer kernel cell layout 500 is shown. As with the 
other kernel cell circuits 304, 404, a non-inverting buffer 
kernel cell circuit 504 is coupled to power busses 308, 312 
with a height uniform to the other kernel circuits 304, 404. 
The buffer circuit includes a D input 508 and a Q output 512, 
where the D input 508 is latitudinally aligned with the 
outputs from either a ULG circuit 304 or a memory circuit 
404. In this embodiment, the Q output 512 is offset from the 
latitude of the D input 508. 
Referring next to FIG. 6, a block diagram of an embodi- 
ment of a basic cell 600 abutted together from three kernel 
20 cells 300, 400, 500 is shown. A U2 ULG, D1 F/F and B1 
non-inverting buffer kernel cells 300, 400, 500 are con- 
nected in serial to form the basic cell 600. The power busses 
308, 312 for each kernel cell 300, 400, 500 align to form a 
larger whole. The Q output 324 from the U2 ULG circuit 
zs 304 aligns with the D input 412 to the D1 memory circuit 
404, and the Q output 416 from the D1 memory circuit 404 
aligns with the D input 508 to the B1 buffer circuit 504. 
Other embodiments could have additional power busses, for 
example, a substrate bus connection. 
With reference to FIG. 7, a block diagram of an embodi- 
ment of two basic cells 600, 704 laid out together in a row 
700 is shown. During layout of a chip, all the ULG ASIC 
cells are arranged. The basic cells 600, 704 are aligned in 
horizontal rows. In some cases (not depicted), there is 
35 routing of one or more signals between the basic cells 600, 
704. In the depicted embodiment, an output from a first basic 
cell 704 is coupled with a trace 712 to an input of a second 
basic cell 600. The clock inputs for both basic cells 600,704 
are latitudinally aligned such that a clock bus can pass strait 
40 across a row 700 of basic cells. 
In some embodiments, additional size reductions are 
realized in the ULGs by having them comprise one or more 
depletion-mode transistors. Schematic diagrams are pro- 
vided in FIGS. SA and 8B that compare enhancement-mode 
45 and depletion-mode transistors. FIG. SA shows the structure 
of an n-type enhancement-mode transistor 802 that com- 
prises a source 804, a drain 806, and a gate 810. Connections 
are made with the source 804 and drain 806 respectively 
through pads 812 and 814. The gate 810 usually comprises 
SO a metal formed over an oxide such as SiO,. For such an 
n-type transistor 802, both the source 804 and drain 806 
comprise n-doped regions in ap-doped substrate. The tran- 
sistor operates so that when at least a threshold voltage is 
applied to the gate 810, current flows between the source 
ss 804 and drain 806 through an intermediate channel region. 
In circuits, the enhancement-mode transistor 802 is denoted 
with symbol 820. 
The depletion-mode transistor 842 illustrated in FIG. 8B 
also comprises a source 844, a drain 846, and a gate 850 
60 formed over an oxide 848, with connections to the source 
844 and drain 846 provided respectively by pads 852 and 
854. For the depletion-mode transistor, however, the channel 
region 856 between the source 844 and drain 846 is also 
n-doped, allowing the flow of current even without a gate 
65 voltage. The current can be stopped by applying at least a 
negative cutoff voltage to the gate 850. In circuits, the 
depletion-mode transistor 842 is denoted with symbol 860. 
10 
30 
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FIG. 8C provides an example of a circuit for a ULG 
element that exploits the different properties of TABLE VI11 
enhancement- and depletion-mode transistors to allow a 
smaller circuit area than a ULG design that uses only Component Meaning 
enhancement-mode transistors. The illustration is provided s Q Non-inverting output 
for the U8 cell, which acts as an 8: l  multiplexor. The U8 cell 
872 comprises eight inputs 874 labeled I, , , , three .xxxx Cell name 
labeled Q. The multiplexing functions of the cell are gov- 
erned by the action of 48 transistors, of which half are i o  I, Truth-table state 
provided as depletion-mode transistors. Each of the controls 
path of one of the inputs 874, with the inversions being 
effected by inverters 880. To effect the multiplexing Terminator 
<QN> Optional inverting output 
<E> Optional tri-state enable 
Y[n - 1:0] Control variables selection controls 876 labeledY[O . . .2], and one output 878 
State variables 
Next state 
Optional reset or set input 
Selects an option 
<RIS> 
<CLK> Optional clock input 
(Parameter = Option) 
876 and its inversion is provided to a transistor along the 
functions, the depletion-mode transistors are distributed IS 
according to the level of the control. For the least significant There are a number of features of the syntax worthy of 
control, the depletion-mode transistors are positioned alter- comment, The first component of the syntax indicates the 
nately; for the next significant control, they are positioned output of the cell, using either Q or QN respectively to 
alternately in pairs; for the next significant control, they are denote the output Q or 0, m i s  is followed by the name of 
Positioned alternately in quads; etc. Thus, for the u8 cell 20 the cell, which is generally constructed by concatenating the 
872, depletion-mode transistors for Y[O] are provided for names of the kernel cells comprised by the cell. The names 
inputs I,, I,, I,, and I,, and for the inverted control YN[O], of the kernel cells have been set forth above in Table VIII. 
depletion-mode transistors are provided for inputs I,, I,, I,, Thus, for example, a basic cell that comprises a D F/F and 
and I,. For Y[l], depletion-mode transistors are provided for a non-inverting buffer would be named .DB (Dk-B); a basic 
inputs I,, I,, I,, and I,, and for the inverted control YN[1], zs cell that comprises a resetable D F/F and an inverting buffer 
they are provided for inputs I,, I,, I,, and I,. Similarly, would be named .DRBN (DRk-BN); a basic cell that 
depletion-mode transistors are provided for Y[2] for inputs comprises a ULG multiplexor and a setable D F/F would be 
I,, I,, I,, and I,, and for YN[2] for inputs I,, I,, I,, and I,. named .UDS (Uk-DS); and a basic cell that comprises a 
For certain embodiments of the ULGs that comprise ULG multiplexor, a D F/F, and a tristatable buffer would be 
depletion-mode transistors, this pattern may be used for a 30 named .UDZB (Uk-Dk-ZB). It is noted that some of these 
cell of any size. For a U2”+’ ULG that has 2”+’ inputs and examples of basic cells include a ULG multiplexor kernel 
n+l  controls, depletion-mode transistors may be provided cell while others do not, but all of these may be described 
for each control/input combination as follows: with the syntax. 
(i) For controlY[i=O n], depletion-mode transistors are In those instances where the syntax is used to describe a 
huts provided to the ULG is n. In a specific 
provided for inputs I, where k e y  mod y+’; 
are provided for inputs I,, where k ’ S y  mod y+’. 
35 basic cell comprising a ULG, the number of selection 
embodiment, the control inputs are ordered by significance, 
with the most significant control on the left and the least 
40 robust for describing basic cells for any value of n, for 
purposes of explanation the examples provided herein gen- 
erally correspond to cases in which n=3. The states of the n 
output of the ULG. While in some instances, the control 
example of a formal- 45 inputs may be identified individually, in other instances a 
range of control inputs is identified by using a colon in the 
argument of y .  Specifically, “Y[a:b]” is intended to refer to 
Y[b].” The set I,~-,I,~-, . . . I, represents the logical function 
discussed above, the selection circuits embodied by SO to be applied by the cell, and as discussed in greater detail 
combinational logic device or may comprise an identifica- 
(ii) For control YN[i=O . . . n], depletion-mode transistors 
other embodiments, a different distribution of depletion- 
mode transistors may be used to implement the multiplexing significant control on the right. While the syntax is equally 
functions of the ULG. 
111. Logical Structures 
addition to the structural characteristics described 
may be used both to characterize individual cells and to 
characterize libraries of such cells, 
ism that may be used in one embodiment to describe the 
functionality of the basic cells and from which at least Some 
described. 
above, there are a number logical properties and features that control inputs y dictate which of 2” inputs are Passed to the 
such logical characterizations may be extracted is now the full expression ‘‘Y[alY[a-1IY[a-21 . . . Y[b+2lY[b+ll 
ULGs used for forming basic cells may be implemented may comprise a tmth for a 
inputs and control of each multiplexor are programmed to tion of the next state of a sequential circuit. In Some 
achieve the desired logical characteristics of the cell. The embodiments, these logica1 states lzn-~lzn-z . . . Io may be 
gramming of such inputs and selection controls in a general as ‘‘base Boolean values”), but may more generally include 
using 2:1,4:1, 8:1, or perhaps even larger, mu~tip~exors, The 
following syntax has been developed to describe the pro- ss assigned to logical 1’s or 0’s (sometimes referred to herein 
fashion: map-entered variables as well. For the basic cell, this 
corresponds to a connection to VDD for a logic 1, to a 
connection to VSS for a logic 0, and to a connection to a 
60 signal for a mapped entered variable. Parameters such as the 
In addition to describing the programming of the ULG type of reset, i.e. asynchronous, synchronous, or clock-edge, 
kernel cells, the syntax may be used to describe any of the are assigned and enclosed in parentheses at the end of the 
basic cells, including both those that comprise ULG kernel statement. 
cells and those that do not comprise ULG kernel cells. This formalism permits the expression of a number of 
Optional parameters in the syntax are denoted with angular 65 manipulations that are possible with embodiments of the 
brackets and the components of the syntax are summarized invention and which are discussed in detail in order to enable 
in Table I. one of skill in the art to perform such manipulations. The 
Q<QN>.xrw&>fln-l:O] 12~-112~-2 . . . Io&I 
S><CLK>(Parameter=Optionj; 
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nature of such manipulations may be clarified with a simple 
example for the combinational logic function C=A+B. This 
logic function may be expressed in a concise hardware 
description language (“CHDL”) formalism as follows: 
C .UB AN BN VDD VSS VDD VDD; 
The truth table in this expression implements the general 
function X+Y, but with control inputs defined so that X = x  
and Y=B. 
The CHDL syntax also permits control variables to be 
the syntax makes it easy to recognize that the result C is high 
whenever A is high and that c takes the value of BN when 
A is low, mis may be expressed in this CHDL syntax as 
and corresponding to the truth table shown in Table X: 
C .UB A B VDD VDD VSS VDD; s 
That this is a correct implementation of the logic function in entered as elements in the truth-table states, For example, 
which c is equal to “ A m  not B” is evident by comparing the 
entries in the expression to the syntax discussed above. The 
name of the cell .UB indicates that the function is imple- 
mented with a cell that comprises a universal logic gate U 
and a non-inverting buffer B. On either side of the name, the 
parameters involved in the function are denoted, with the 
left-most component of the expression C indicating the 
output, and the variables to the right of the name A and B 
indicating the inputs. The following four entries before the 
terminator define the following truth table Iz~-lIz~-z.  .  I, for 
,UB A VDD BN; 
TABLE X 
C A 
the combinational function, with VDD being equivalent to a I,= 1 0 
logic 1 and VSS being equivalent to a logic 0. The individual Io= B 1 
- 
truth-table states I are noted: 
Equally, the syntax makes it easy to recognize that the result 
C is high whenever B is low and that C takes the value of 
A when B is low. This may be expressed in this CHDL 
syntax as 
20 TABLE IX 
C A B 
I,= 1 0 0 C .UB B A VDD; 
I,= 1 0 1 
I,= 0 1 0 
Io= 1 1 1 
25 and corresponding to the truth table shown in Table XI: 
TABLE XI 
When logical operations are performed on expressions in C B 
expression may be implemented with basic blocks in accor- 30 I,= A 0 
this formalism, they indicate directly how the resulting 
Io= 1 1 dance with an embodiment of the invention. For example, a 
simple logical operation is inversion of the output, which 
may be implemented by using an inverting buffer: Not only does the CHDL syntax presented here easily admit 
control variables to be presented as map-entered variables, 
AS can be seen, the same truth table as that defined in Table 35 but this Same ability is manifested in the implementations 
I x  is used for implementing c, but the implementation is with the cells described above. In particular, either of the two 
with a basic cell comprising a universal logic gate u and an above may be as easily implemented using a 
inverting buffer BN. An alternative implementation of c of a ULG and buffer (“,uB”) as is any truth 
uses the same .UB basic cell, but instead uses a different table that the basic ~~~l~~~ variables 0 and 1 exclu- 
truth table by inverting all of the input states: 40 sively. Implementation of all of these logical functions is 
simply a matter of assigning the truth-table states and 
control variables in accordance with the universal logic 
elements as described above, 
CN .UBN A B VDD VDD VSS VDD; 
CN .UB A B VSS VSS VDD VSS; 
In other instances, alternative implementations of the 
same logical function may be achieved by performing 
operations on the control inputs. For example, the control The formalism thus makes clear that embodiments of the 
inputs A and B may be Permuted. Permuting the control for 45 invention permit the implementation of a diverse range of 
the function acts to rearrange the truth table. In an embodi- logical functions, specific examples of of these prop- 
ment that includes this example, the truth-table states I, and erties are now discussed in greater detail, discussing 
I, remain in the same position because they represent states logical properties that may be exploited in certain embodi- 
where both controls are high or both are low. States I2 and ments of the invention, reference is sometimes made to the 
11, which represent states where one control is high and the 50 formalism explained above. Such reference is made prima- 
rily for reasons of convenience and is not in any way other is low, are interchanged: 
C .UB B A VDD VSS VDD VDD; intended to limit the scope of the invention. In particular, it 
A Permutation of the truth table may also result from will be evident to those of skill in the art that it is possible 
inversion of one or more of the control inputs. In this to implement each legitimate syntactical expression in the 
example, inverting the least significant control B inter- ss formalism with the cells discussed above. Accordingly, the 
changes neighboring states in the truth table: logical properties of the formalism correspond directly to 
logical functions that may be implemented with the cell 
This alternative expression for may be viewed as defining an arrangements in different embodiments. 
implementation for C that uses the general truth table for One property of the formalism, and therefore also of the 
X+Y, but with control inputs defined SO that X=A and Y=B. 60 cell arrangements, is that no high-level distinction is made 
If the next significant control A is inverted in the original between combinational and sequential circuits; both such 
expression instead, neighboring pairs of states in the truth circuits are merely special cases of the more general types of 
table are interchanged: logical functions that may be implemented. Acombinational 
circuit is one in which the output(s) are predetermined 
It is evident that this expression implements the general truth 65 functions of the input(s). AS such, the logic implemented by 
table for X+Y, but with control inputs defined so that X=A a combinational circuit can be represented by a truth table 
and Y=B. If both control inputs are inverted, setting forth a mapping between all possible Boolean states 
C .UB A BN VDD VDD VDD VSS; 
C .UB AN B VSS VDD VDD VDD; 
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of the input(s) to the Boolean states of the output(s). This corresponds to a Boolean functional and admits zero-order 
may be contrasted with a sequential circuit in which the Boolean functions in addition to base Boolean values among 
logical application of the circuit relies on a history of past its inputs and/or output(s). Other embodiments use a second- 
inputs. The application of such logic may instead be repre- order Boolean function, which admits first-order Boolean 
sented with a next-state equation that maps the past input(s) 5 functions, zero-order Boolean functions, and base Boolean 
to the output(s). Embodiments of the invention described values among its inputs ardior output(s). In still other 
herein are not restricted either to combinational or sequential embodiments of the invention, even greater orders of Bool- 
logic. For example, only slight differences in cells are ean functions are used, such orders admitting all lower 
needed to implement the following syntactic CHDL expres- orders of Boolean functions among their inputs and/or 
sions: output(s) in addition to admitting the base Boolean values 
used in conventional design. All orders of Boolean functions 
other than zero-order Boolean functions are sometimes 
referred to herein collectively as “higher-order’’ Boolean 
functions. 
Q .UB A B VDD VDD C VSS; 
Q .UD A B VDD VDD C VSS CLK, 
The first of these expressions represents a combinational 
logic function and the second represents a sequential logic 
function. In other embodiments, the formalism and corre- 15 
spending cell implementations may include both combina- 
This generalization may be with an 
based on the C=A+B example discussed earlier: 
tional and sequential aspects so that a characterization of the J .UB G H VDD vss F c 
function is not properly limited to either category. This F .UB D E VSS C VDD C 
additional flexibility permits certain optimizations, some of C .UB A B VDD VDD VSS VDD 
which are discussed below, that are not available when 20 In this example, the third expression corresponds to the 
limited to either combinational or sequential logic. zero-order function C=A+B, which admits only base Bool- 
This additional flexibility also arises in part from the more ean vales 0 and 1 among its arguments. Such a function uses 
general character of cells made in accordance with embodi- a combinational mapping and may be implemented using 
ments of the invention to implement selection logic, in gates, such as with an OR gate and a NOT gate. The second 
addition to combinational and selection logic. As used zs expression corresponds to a first-order function, or 
herein, a “selection operation” refers to a function in which functional, that admits the zero-order function C as one of its 
one or more of a plurality of inputs are passed as outputs. In arguments, in addition to admitting the base Boolean values. 
certain embodiments, the selection operation passes one of The first expression corresponds to a second-order function 
a plurality of inputs as an output. Such a selection operation that admits the first-order function F, the zero-order function 
differs from a sequential-logic operation because it does not 30 C, and the base Boolean values among its arguments. The 
depend on a past history of the inputs. It also differs from first and second expressions thus each correspond to expres- 
combinational-logic operations, which do not require that sions for higher-order functions. All three of the expressions 
the output correspond to one of the inputs. This is easily seen may be implemented in embodiments of the invention using 
for an NAND gate, which produces an output 1 in response the cells as described above. 
to two 0 inputs; the output does not correspond to either of 35 One effect of the ability to use higher-order functions may 
the inputs. It is also true, however, for an OR gate. Although be seen with a comparison to the exclusive use of Boolean 
in every instance the output of an OR gate is equal to one of operations. Such Boolean operators operate only on the base 
the inputs, the gate does not act to pass one of the inputs as Boolean values 0 or 1, or on variables that represent the base 
an output; instead, a combinational mapping is performed Boolean values 0 or 1, i.e. that have already had a value of 
from the inputs to the outputs that happens to include some 40 0 or 1 bound to it. Boolean minimization or optimization 
commonality. In addition, selection operations are not lim- techniques are based on decomposing the expressions being 
ited to instances in which the number of inputs is two and/or minimized to consider the meaningful possible combina- 
the number of outputs is one. More generally, any plurality tions of assignment of 0 or 1 to each Boolean variable (with 
pin (22) of inputs may be accepted, of which a number pout the possible existence of “don’t care” states for some 
(2 1) are passed. 45 variables under some circumstances reducing the meaning- 
Embodiments of the invention also do not limit the inputs ful possible combinations downward from the set of all 
and/or outputs to the base Boolean values 0 and 1. As noted possible combinations). Higher-order functions allow one to 
in connection with Tables X and XI and the associated optimize, or minimize a circuit, without the requirement to 
syntactic expressions, cells used in embodiments of the decompose the function result to each possible value and 
invention may implement operations in which truth-table SO considering each separately. In other words, when a circuit 
entries are instead functions of such base Boolean values. In with the algorithms described below, one need not know 
this respect, the invention includes embodiments that pro- what the value of the functions or variables are; optimization 
vide for the implementation of Boolean functionals, which is performed regardless. In conventional methods limited to 
are defined herein as operations that admit functions of the use of Boolean operators, each variable and function is 
Boolean variables among their inputs and/or outputs, in ss decomposed into all possible values for the functions and 
addition to admitting base Boolean values among their variables, i.e. to define a complete truth table, before any 
inputs and/or outputs. optimization can be performed; in such conventional meth- 
Both the formalism presented herein and the implemen- ods one must exhaustively assign a value to all variables and 
tation with the cells described above permit a further gen- functions. 
eralization that increases the flexibility of digital design and 60 IV. Optimization 
its optimization. Such a generalization may be understood The expanded availability of logical operations provided 
with reference to what are defined herein as higher-order by embodiments that use cells based on the ULGs and as 
Boolean functions. Conventional digital circuit design uses represented by the formalism described permits increased 
only what are referred to herein as zero-order Boolean optimization. In many instances, these logical operations 
functions, which admit only base Boolean values among 65 may be used to determine optimized methods of implement- 
their input(s) and/or output. In contrast, some embodiments ing a given function. Anumber of such logical operations are 
of the invention use a first-order Boolean function, which illustrated, and it will be understood by those of skill in the 
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art that still other logical operations may derive from the 
formalism in other embodiments of the invention. Moreover, 
while the formalism is used as a matter of convenience to 
illustrate the nature of the optimizations, it will be under- 
Q .UB YN[2] Y[l] Y[O] A B  C D E F G H; 
Q .UB Y[2] Y[l] Y[O] E F G H A  B C D; 
The flow diagram in FIG, 9~ provides a loop back to 
block 904 after a particular control has been inverted by 
stood that the expressions that may be imp1e- 5 interchanging states. This contemplates the possibility of 
the previously described in the manner performing inversions on multiple controls, which are there- 
explained. This is true even in instances where the expres- 
sions correspond to functions not accessible by standard 
Boolean logic. In some cases, use of the formalism shows 
how multiple manipulations may be performed to achieve an 
optimization, it being necessary only to implement the final lo which they are performed: 
result with the previously described cells to achieve the 
optimized function. 
A number of the operations that may be performed with 
logical functions as expressed using the formalism described 
herein are summarized in FIGS. 9A-9D, which provide flow 
diagrams to explain how some such operations may be 
performed. In different embodiments, various combinations 
of one Or more such operations may be Performed and the 
invention is not limited to any particular order or number of 
fore effected by performing the relevant interchanges in 
succession. The interchanges are commutative so that the 
resulting syntactic expression is independent of the order in 
Q .UB YN[21 YN[ll yN[O1 A 
Q .UB Y[2] Y[l] Y[O] H G F E D C B A, 
E 
The resulting expression, which may be implemented using 
the cells as described above, follows from any order of 
performing the control inversions and respective truth-table 
interchanges. 
The flow diagram of FIG. 9A notes at block 910 that in 
some instances the removal of inversions may be accom- 
plished by entering the control as a map-entered variable 
such operations. Accordingly, each of FIGS. 9A-9D i d -  20 instead of performing interchanges. In such cases, the ability 
that it may be entered as part Of a greater flow Of of embodiments of the invention to accommodate Don- 
operations from a previous transformation. It is not neces- 
sary that a previous transformation necessarily have been 
performed in any case, although the indication is included to 
note that 
dso, while the flow diagrams in each of FIGS, 9A-9D 
shows an exemplary order in which operations may be 
performed, such an ordering is not necessary and alternative 
embodiments permit alternative orderings. Moreover, in 3o 
Some embodiments, it is possible that Some operations may AS indicated, entry of the control in the truth table will 
be performed simultaneously, such as when different parts of usually also require a repetition of a state A at the appro- 
a large structure are optimized at the same time. priate level. 
FIG. 9A summarizes a number of operations that may In some cases, it may be desirable to permute the truth 
collectively be considered to correspond to the removal of 35 table to achieve such VSS VDD sequences by permuting the 
inversions. Accordingly, the method shown in FIG. 9A 
begins at block 902 with a syntactic expression for a cell, Q .UB YN[1] Y[O] VSS A VDD A, 
perhaps, but not necessarily, after certain previous logical Q .UB y[O]  YN[1] VSS VDD A A ,  
transformations have been effected. At block 904, an iden- Q ,UB y[o] y[l] A, 
tification is made whether there are any inversions in the 4o the above progression, optimization of the cell is achieved 
syntactic expression for removal. If not, the method pro- by noting that the sequence vss VDD may be achieved 
ceeds to a Potentially subsequent tr~nsfOrmation at block through a permutation of the truth table and by noting the 
906. In the event that it is desirable to remove an inversion, repetition of state A, permuting the controls in a truth 
the method may Proceed along one of at least three branches table identical to that of the preceding example, and there- 
depending on the type of inversion. Branch 903 CorresPonds 45 fore the least significant control may become a map-entered 
to inversions in the control or state variables Y; branch 905 variable, 
corresponds to inversions in the truth table; and branch 907 significant levels of 
corresponds to inversions in the buffer. control, for which optimization may remove an inversion by 
In one embodiment, inversions of the control or state entering the significant control as a map-entered 
variable may Proceed at block 908 by interchanging adjacent so variable under some circumstances. In one embodiment, for 
groups in the truth table. The size of the groups to be example, this is achieved when the less significant controls 
interchanged depends on the significance of the control or are redundant: 
state variable to be inverted. Thus, if a control Y[k] is to be Q ,UB y[21 YN[1] y[o] A A A A  vss vss VDD VDD; 
Q .UB Y[2] A Y[ 11; inverted, groups of size 2k are inverted. This may be 
illustrated by considering a cell comprising a ULG and a 55 The optimization has been achieved by recognizing the 
existence of an analogous pattern, namely the repetition of buffer: 
A at a higher significance level and the existence of the 
In this instance, the least significant controlY[O], defined by sequence vss vss VDD VDD, will now be evident to 
k=O, is to be inverted so that adjacent states are inter- those of &ill in the art that permutation of control may be 
changed: 60 used to restructure the truth table to identify such sequences 
Q .UB Y[2] Y[l] Y[O] B A D  C F E H G; and thereby optimize the function by removing the inver- 
In a similar fashion, when k=l for the control to be inverted, sion, addition, it will also be evident that these principles 
adjacent pairs of states are to be interchanged: may be applied to any significance level for the control. For 
Q .UB Y[2] YN[1] Y[O] A B  C D E F G H; example, an eightfold repetition of A coupled with the 
Q .UB Y[2] Y[l] Y[O] C D A B  G H E F; 65 sequence VSS VSS VSS VSS VDD VDD VDD VDD will 
permit removal of a YN[2] inversion, perhaps after permut- 
ing the controls to achieve such a sequence in the truth table. 
Boolean selection operations is exploited to achieve greater 
levels of optimization. Within the syntax used to illustrate 
the principles described herein, the identification of an 
removal of the inversion by entering the control into the 
truth 
embodiments of the invention 
that previous transformations may have been performed, 25 inverted YN with a sequence vss VDD permits 
Q .UB y[l1 yN[o1 vss VDD A 
Q .UB y[l] y[o] A, 
control: 
The Same principles apply with 
Q .UB Y[2] Y[l] YN[O] A B  C D E F G H; 
When k=2 for the control to be inverted, adjacent quads of 
states are to be interchanged: 
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At block 912 of FIG. 9A, it is noted that inversion of the 
truth-table states may be achieved by inverting the buffer in 
the cell: 
Q .UBN Y[O] AN BN; 
Q .UB Y[O] A B; 
By inverting the buffer, all entries in the truth table are 
inverted. Block 914 notes the converse function in which the 
buffer is inverted by inverting all elements of the truth table. 
While the functional effect of blocks 912 and 914 is 
identical, they are conceptually converse because in one 
instance the goal of inverting the truth table is achieved by 
inverting the buffer and in the other instance the goal of 
inverting the buffer is achieved by inverting the truth table. 
Every operation in the FIG. 9A cycles back to block 904. 
As noted with respect to block 908, this aspect emphasizes 
that multiple of these transformations may be used in 
effecting optimizations and that they may be performed in 
different orders. For example, for some cells, optimization 
might be achieved by: (1) first, inverting a buffer to invert a 
truth table; (2) second, permuting the control so that the 
resulting truth table includes sequences that permit the entry 
of control variables; and (3) finally, performing interchanges 
within the truth table to remove other control inversions. 
The entry of a control variable into a truth table as a 
map-entered variable, such as discussed with respect to 
block 910 in FIG. 9Anot only has the effect of removing an 
inversion, but also reduces the number of nodes in the cell. 
There are other truth-table sequences that permit optimiza- 
tion by accepting the entry of control variables and thereby 
reducing the number of nodes. The flow diagram in FIG. 9B 
provides a general explanation of how such sequences may 
be achieved. Essentially, the same procedures are followed 
as discussed with respect to block 910 for inversions: a 
truth-table having elements of certain sequences is identified 
and permuted to realize those sequences, which are then 
optimized by entering the corresponding control variable. A 
simple example corresponds to the example discussed with 
respect to block 910, but without the inversion: 
Q .UB Y[ 11 Y[O] VDD VSS A A, 
Q .UB Y[l] Y[O] A, 
In this example, a repetition of A with the sequence VDD 
VSS (instead of the sequence VSS VDD) is sufficient to 
enter the least-significant control variable into the truth 
table. This is done with the control variable directly, instead 
of with its inversion as was done in block 910. 
Thus, the general procedure illustrated in FIG. 9B begins 
at block 916 with a syntactic expression for a cell, with the 
figure noting that it is possible (but not required) in some 
embodiments for certain other transformations to have been 
performed previously with the syntactic expression. At 
block 918, existing redundancies in the control are removed. 
Such redundancies are manifested by a repetition in the truth 
table at the level of the redundant control, i.e. in groups of 
size 2k for control Y[k]. A trivial case occurs for the lowest 
level of control: 
Q .UB Y[O] A A ,  
Q .B A, 
This example is trivial because the cell does nothing other 
than produce the result A for every input; control is unnec- 
essary and may be removed entirely. The same principle 
applies, however, for higher levels of control. For example, 
when k=l ,  the repetition of pairs of states may permit the 
removal of Y[ 11: 
Q .UB Y[l] Y[O] A B A B; 
Q .UB Y[O] A B; 
This result simply uses the fact that the higher control level 
has no effect, with the output of the cell depending solely on 
18 
the least significant control. Similarly, when k=2, the rep- 
etition of quads of states may permit the removal of Y[2]: 
Q .UB Y[2] Y[l] Y[O] A B  C D A B  C D; 
Q .UB Y[l] Y[O] A B  C D; 
s This result expresses the fact that the output of the cell is 
dependent only on the two lowest control levels and that the 
highest control has no effect. These principles may be 
extended to still larger repeated blocks and the consequent 
removal of still more significant control levels. 
At block 920, permutations may be performed in the 
control to rearrange the truth table to identify sequences that 
permit the entry of the control variables. For the entry of a 
lowest level control, sequences of VDD VSS, coupled with 
a pair of repeated variables AA,  is sought. For the entry of 
15 the next level control, sequences of VDD VDD VSS VSS, 
coupled with four repeated variables AAAA,  is sought. For 
the next level control, sequences of VDD VDD VDD VDD 
VSS VSS VSS VSS, coupled with eight repeated variables 
AAAAAAAA, is sought. Similar sequences for still higher 
2o control levels follow the same pattern. At block 922, the 
control variable(s) are entered into the truth table to account 
for these patterns. 
Thus, one example of applying blocks 920 and 922 is as 
follows: 
2s Q .UB Y[2] Y[l] Y[O] VDD VDD VSS VSS A B A B ;  
Q .UB Y[2] Y[O] Y[l] VDD VSS VDD VSS A A  B B; 
Q .UB Y[2] Y[O] Y[l] Y[l] A B; 
In the initial syntactic expression, the sequence VDD VDD 
VSS VSS appears, but it is not possible to remove the k = l  
30 control because there is no corresponding sequence of four 
repeated variables. The existence of duplicates of both A and 
B, however, suggests that the controls may be permuted to 
achieve sequences of VDD VSS coupled with pairs of 
repeated variables. This is achieved in the second line by 
35 permuting Y[l] and Y[O]. Accordingly, it is possible in the 
third line to enter two occurrences of the Y[l], which is now 
the lowest level of control, into the truth table. The corre- 
sponding cell is therefore optimized by reducing the number 
of nodes and entering the original Y[l] control variable into 
Block 924 notes that the process of identifying and 
removing redundancies and permuting control variables to 
permit their entry into the truth table may be repeated to 
achieve further optimizations. The method is thus looped 
45 until these procedures have optimized the syntactic expres- 
sion in this way as much as desired. At block 926, the 
method thus proceeds to another type of transformation, if 
desired, to effect further optimizations. 
In addition to reducing nodes for a single cell, it is 
SO possible in embodiments of the invention to provide opti- 
mizations by combining nodes from multiple cells. The flow 
diagram shown in FIG. 9C provides a method corresponding 
to one embodiment for combining nodes. The method begins 
at block 928 with syntactic expressions for multiple cells. As 
ss for the other optimization procedures, FIG. 9C notes explic- 
itly that prior transformations may have taken place on these 
syntactic expressions, although this is not required. In con- 
sidering whether nodes can be combined, a check is made at 
block 930 whether any of the syntactic expressions outputs 
60 a control variable present in another of the expressions. If so, 
the control variables are converted into map-entered vari- 
ables at block 932. Examples of combining nodes in which 
such conversions are used are provided below, but the 
principles of combining nodes are initially illustrated for 
65 cases where there is no such conversion. 
One method for combining nodes is thus summarized by 
blocks 934 and 936 in which the control for the multiple 
40 the truth table. 
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syntactic expressions is combined and then states in the 
merged expression are defined. For example, consider the 
following two syntactic CHDL expressions in which the 
output of the second expression, A, is one of the inputs to the 
first expression: 
Q .UB YQ A B ;  
A .UB YA C D; 
The expressions are merged, and the nodes thereby 
combined, in the following way. First, the control is com- 
bined at block 934 by adding the control for the second 
expression to the first expression-YQ then functions as a 
k=l level control and YA functions as a k=O level control: 
As can be seen, increasing the level of the YQ control by a 
single level to k=l  acts to duplicate each of the truth-table 
entries. The order in which the controls were combined was 
determined by the relationship between the inputs and 
outputs of the expressions. Specifically, since the expression 
for Q has the output of the expression for A as an input, YQ 
was made the higher-level control and YA the lower-level 
control. After combining the controls, the states are defined 
in the merged expression in accordance with the expressions 
at block 936: 
In this instance, the sequence A A  is substituted with C D in 
accordance with the syntactic expression for A. The final 
expression achieves the optimization by permitting imple- 
mentation of the resulting expression with a single cell as 
described above. 
While this example showed how two expressions could be 
merged, it may be applied more generally to any number of 
expressions. For example, the following three expressions 
may be merged in a similar fashion with a sequential 
process: 
Q .UB YQ Y A A A B  B; 
Q .UB YQ YAC D B B; 
Q .UB YQ A B ;  
A .UB YA C D; 
B .UB YB E F; 
The second and third expressions both have outputs that 
correspond to inputs of the first expression. Accordingly, in 
combining control pursuant to block 934, the control of the 
first expression is used as the highest level control. First, the 
first and second expressions are merged by combining their 
control and defining the states in the merged expression in 
the same way as for the two-expression example: 
Q .UB YQ Y A A A B  B; 
Q .UB YQ YAC D B B; 
Subsequently, the third expression is merged into this com- 
bination. First, the additional control causes YQ to become 
a k=2 level control and YA to become a k=l  level control, 
with YB remaining as a k=O level control: 
Q .UBYQYAYB C C D D B B B B; 
As seen in this expression, the additional level of control 
causes a duplication of each of the truth-table elements. The 
states in this expression are now defined according to block 
936 in terms of the original third expression by substituting 
pairs of B's with the sequence E F: 
This result thus corresponds to an expression that combines 
the original three expressions and may be implemented as a 
cell in the manner described above. 
Both of these examples have begun with expressions that 
correspond to ULG cells that may be implemented with 
multiplexors of the same size. There is, however, no limi- 
tation on embodiments of the invention that requires that 
they be the same size. It is possible to perform optimizations 
Q .UBYQYAYB C C D D E F E F; 
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for combining nodes that correspond to merging a smaller 
multiplexor into a larger multiplexor or to merging a larger 
multiplexor into a smaller multiplexor. This may be seen in 
the following examples in which each of the initial expres- 
s sions corresponds to a different-sized multiplexor when such 
an implementation is used. For example, in the set 
Q .UB YQ[l] YQ[O] A B  C D; 
A .UB YA E F; 
the second expression has an output that is used as an input 
lo in the first expression, and corresponds to a smaller-sized 
multiplexor than does the first expression. The nodes are 
combined in the same fashion already described. First, 
control is combined in accordance with block 934: 
Q .UB YQ[l] YQ[O] Y A A A  B B C C D D; 
Subsequently, states are defined in the merged expression, in 
this instance by substituting pairs of A's with E F: 
Q .UB YQ[l] YQ[O] YAE F B B C C D D; 
This final expression may thus be implemented as a cell and 
2o achieves optimizations resulting from merging the smaller 
multiplexor into the larger multiplexor. 
It is similarly possible to combine nodes in a fashion that 
corresponds to merging a larger multiplexor into a smaller 
multiplexor in embodiments that use multiplexors: 
1s 
zs Q . U B Y Q A B ;  
A .UB Y a l ]  YaO]  C D E F; 
In this example the output of the expression corresponding 
to the larger multiplexor is an input to the expression 
corresponding to the smaller multiplexor. The nodes are 
30 combined in the same way, by first combining the control of 
the two expressions in accordance with block 934. Since two 
levels of control from the second expression are to be 
combined with the first expression, YQ becomes a k=2 level 
control: 
Subsequently, the states are defined in accordance with 
block 936 by substituting quads of A's with C D E F as 
dictated by the second original expression: 
3s Q .UB YQ Y a l ]  YaO]  A A A A B  B B B; 
Q .UBYQYA[l]YA[O] C D E F B B B B; 
Each of these examples illustrates how to combine nodes 
in different circumstances where the output of one of the 
expressions is one of the inputs to another of the expres- 
sions. In some cases, however, the output of one of the 
expressions may be one of the controls of another 
expression, a condition checked for a block 930. In such 
instances, the control variable is converted into a map- 
entered variable at block 932 before combining control and 
defining states. This may be illustrated with the following 
two examples, the first of which corresponds to an AND 
sub-function and the second of which corresponds to an OR 
sub-function. 
Thus, consider merging nodes for the following two 
syntactic expressions: 
Q .UB YQ[l] YQ[O] A VDD VSS VSS; 
YQ[l] .UB YA B C; 
40 
4s 
so 
ss 
The circumstance in this example differs from the previous 
examples because the output of the second expression, 
YQ[l], is a control of the first expression and not an input 
60 in the truth table entries. The ability of embodiments to 
accept variables in the truth-table elements is thus exploited 
to re-express the first expression with YQ[l] in the truth 
table. First, the control variables are permuted so that YQ[l] 
is the least significant control: 
Then, it is recognized that withYQ[l] as the least significant 
control, the VDD VSS sequence in the Il-Io positions 
65 Q .UB YQ[O] YQ[l] A VSS VDD VSS; 
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simply corresponds to YQ[l]. It is also recognized that in the 
I, position, YQ[l] and A are equivalent. Accordingly, after 
converting control variables to map-entered variables pur- 
suant to block 932, the expression may be written 
Essentially, this conversion recognizes the equivalence of 
truth tables XIIA and XIIB: 
B .UD Y[O] G H CLK, 
c ,UD y[o] I J CLK, 
,UD y[O1 CLK, 
As previously mentioned, the notation Y[2:1] is equivalent ’ to the expression Y[2] Y[l]. This set of expressions could be 
implemented using five cells, one that comprises a ULG and 
a buffer and four that comprise a ULG and a F/F. The result 
of moving the flip flops forward is 
Q .UD Y[2:1] A B C D CLK, 
A .UB Y[O] E F; 
B .UB Y[O] G H; 
C .UB Y[O] I J; 
D .UB Y[O] K L; 
Accordingly, applying the method of FIG. 9C to combine 
the nodes results in 
Q .UB YQ[O] AYQ[l] VSS YQ[l] YQ[1]; 
A 
Q .UD yr2:oi E F G H I J K L CLK, 
Combining control with the second expression at block 934 
results in 
Q .UB YQ[O] AYAYQ[l] YQ[l] VSS VSS YQ[l] yQ[l] 
YQrll  YQrl1; 
Finally, defining states at block 936 so that pairs of YQ[l] 
are substituted with B C as required by the original second 
expression results in the merged expression 
- -  
This expression may be implemented with a cell comprising 
a ULG and a D F/F in certain embodiments of the invention. 
Thus, the method outlined in FIG. 9C permits nodes to be 
reduced from multiple syntactic expressions. This includes a 
variety of different circumstances, including cases where 
there are arbitrarily many syntactic expressions, where some 
of the expressions correspond to implementations of differ- 
” ent sizes. and cases where some of the exaressions have 
2o 
Q .UB YQ[O] AYA B C VSS VSS B C B C; 
The Same Procedure may also be used for the following 
two syntactic expressions: 
Q .UB YQ[l] YQ[O] VDD VDD A VSS; 
YQ[l] .UB YAB C; 
this 
outputs that correspond to either inputs or controls of other 
expressions. After nodes have been merged, the method may 
proceed to another transformation at block 938, although 
this is not a requirement. 
Additional optimization functions may be realized by 
using the set and reset facilities that are provided in the 
formalism and which may be implemented by using those 
facilities in cells according to embodiments of the invention. 
The use of set and reset facilities are summarized in FIG. 9D 
3’ and arise primarily when half the truth table states are either 
high or low. Thus, a method for optimizing begins with a 
noting explicitly that previous transformations may also 
have been performed on the cell expression, although this is 
40 not a requirement. Acheck is made at block 944 whether half 
the truth table states are low. If so, the control variable may 
be changed to a reset to a F/F in accordance with block 946. 
For example, consider the syntactic function 
30 
the expression for yQ[l] is the Same as in 
the previous example, but the expression for Q is different. 
permuting the control variables so that yQ[l] is least 
significant, 
Recognizing that the VDD vss sequence in the Il-Io 
I, position are equivalent results in 
This conversion effectively recognizes the equivalence of 
truth tables XIIIA and XIIIB: 
Q .UB YQ[O] YQ[l] VDD A VDD VSS 
positions corresponds to yQ[ 11 and that yQ[ 11 and A in the syntactic expression for a at 940, with 9D 
Q .UB YQ[O] A VDD YQ[l] YQ[l] YQ[1]; 
Q .UD Y[2:0] VSS VSS VSS VSS A B C D CLK, 
4’ In this example, a cell that implements this function com- 
prises a ULG and a D F/F. As previously mentioned, the 
notation Y[2:0] is equivalent to Y[2] Y[l] Y[O]. Half of the 
truth table states in this expression are low, i.e. VSS, so that 
the highest level control may be entered into the map as a 
reset input to the F/F: 
The name of the cell explicitly notes that a resetable D F/F 
(DR) is used and the reset has been noted. This function may 
FIG. 9D notes at block 942 that in some instances it may 
be useful to perform permutations of the control variables to 
put the truth table into a form that allows using the reset 
input for optimization. If half the truth table states are low, 
6o but do not appear as a group, they may be aligned with the 
permutations. For example, the function 
has half of its truth table states low, but they are not aligned. 
Interchanging the control variables aligns them 
so that the most significant control variable may be entered 
into the map at block 946 as a reset input to the F/F: 
so 
Q .UDR Y[l:O] A B C D Y[2] CLK (RST=‘C’); 
Combining control with the second expression according to 
block 934 results in 
Q .UB YQ[O] A YA VDD VDD YQ[l] YQ[l] yQ[l] 
Finally, defining states at block 938 SO that pairs of yQ[l] 
are substituted with B C as required by the original second 
expression results in the merged expression 
ss then be implemented using the cells described above. 
YQ[ll YQ[ll YQ[l]; 
Q . U D Y Q [ O ] A Y A V D D V D D B C B C B C ;  
It is noted that in certain instances, the method outlined in 
FIG. 9C may be combined with moving flip flops forward to 
facilitate reductions. For example, consider application of 
the method to the following set of expressions 
Q .UD y[l] y[o] vss A vss B CLK, 
65 Q .UD Y[O] Y[l] VSS VSS A B  CLK, 
Q .UB Y[2:1] A B  C D; 
A .UD Y[O] E F CLK, 
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Q .UDR Y[l] A B Y[O] CLK (RST='C'); 
Note that in this example, the lack of alignment among the 
low states has resulted in Y[O] being entered into the map as 
part of the optimization rather than Y[l]. 
Similar optimizations may be achieved if half the truth 
table states are high, as checked at block 948. If so, 
permutations of the control variables may be performed at 
block 950 to align the high states and the control variable 
entered into the map as a set input to a F/F at block 952. For 
example, consider the function 
Half of the states in the truth table are high, i.e. VDD, so that 
optimization with a set input may be achieved. Permuting 
the control variables to align the high states in accordance 
with block 950 results in 
Q .UD Y[O] Y[l] VDD VDD A B CLK, 
Entering the most significant control as a map-entered 
variable as a set input to the F/F results in 
This function may then be implemented using the cells 
described above in an embodiment. 
Still other combinations of expansion, inversion, and/or 
permutation may be used to achieve the conditions for using 
set or reset for optimization. An example that illustrates 
several of the optimization manipulations discussed above 
begins with the syntactic expression 
Q .UD AN VSS NOTLRESET CLK, 
Optimization of this function may proceed by first expand- 
ing the NOTLRESET as a control variable: 
Q .UD AN NOT-RESET VSS VSS VDD VSS CLK, 
Inversion of the two control variables in accordance with 
FIG. 9A results in two interchanges of the truth table, a first 
interchange based on single entries and a second interchange 
based on pairs: 
Interchanging the controls to prepare for entering A as a 
map-entered variable results in 
The presence of the VDD VSS sequence and the repeated 
VSS element permits the A control variable to be entered 
into the map in accordance with FIG. 9B: 
It is now apparent that since there are only two states in the 
truth table and one of them is low, that half the states are low 
and the control variable may be entered into the map as a 
reset input to the F/F: 
Q .UD Y[l:O] VDD A VDD B CLK, 
Q .UDS Y[l] A B Y[O] CLK (SET='C'); 
Q .UD A RESET VSS VDD VSS VSS CLK, 
Q .UD RESET A VSS VSS VDD VSS CLK, 
Q .UD RESET VSS A CLK, 
Q .DR A RESET CLK (RST='C'); 
Since all of the control variables have been entered into 
the map, there is no need for a ULG element in implement- 
ing this optimized expression. Instead, it may be imple- 
mented in one embodiment using only a resetable D F/F, 
even though the original expression corresponded to an 
implementation comprising both a ULG and a D F/F. 
Each syntactical expression of the formalism may be 
viewed as an entry for a ULG netlist that defines a digital 
circuit. The ULG netlist uses basic cells and follows the 
CHDL syntax. Such a ULG netlist may be at least partially 
optimized by successively performing some of the indi- 
vidual  manipulations described above. In some 
embodiments, the resulting optimized ULG netlist may be 
implemented directly using the cells described above. In 
other embodiments, however, the manipulation of the ULG 
netlist may be viewed as intermediate step in optimizing a 
digital design that has been expressed in another netlist 
format. In such instances, the other netlist format using 
another cell library and/or another syntax (e.g., VHDL or 
24 
Verilog) is initially translated to the ULG netlist format. 
After performing some optimization steps, the optimized 
ULG netlist may be translated back into the original format 
for implementation. In this way, an embodiment is provided 
5 that achieves optimization of digital designs within preex- 
isting netlist formats. 
There are a variety of ways in which the individual 
manipulations of the syntactic expressions comprised by a 
ULG netlist may be performed and the degree to which the 
corresponding digital design is optimized may depend on 
how those manipulations are executed. While in some 
instances it is possible for the manipulations to be performed 
by hand by a digital designer, it is expected that at least some 
level of automation may be used. In one embodiment, for 
example, a computer program may be provided that allows 
a digital designer to select the types of manipulations to be 
performed and sections of the ULG netlist on which to 
perform them, with the execution of the manipulations being 
performed automatically. In another embodiment, a prede- 
termined algorithm is used in a completely automated way 
One example of such a predetermined algorithm is illus- 
trated with the flow diagram provided in FIG. 10, although 
it will be appreciated by those of skill in the art that 
numerous other algorithms may alternatively be used. In 
zs some specific instances, alternative algorithms use the same 
manipulations but perform them in a different order. In some 
other specific instances, alternative algorithms use a differ- 
ent set of manipulations. The algorithm shown in FIG. 10 
may begin at block 1004 by translating an existing netlist to 
30 a ULG netlist if the design to be optimized was not initially 
created using the ULG formalism. In one embodiment, 
translating from the existing netlist to the ULG netlist is 
performed as a one-to-one translation between syntactic 
expressions. For one embodiment, this translation may be 
35 viewed conceptually in terms of the elements used in that 
embodiment to implement the original and ULG netlists- 
every logic gate, such as NAND, OR, etc. is converted into 
a multiplexor-based implementation amenable to optimiza- 
tions provided by the syntactic manipulations discussed 
At block 1008, data and control elements are discerned in 
the resulting ULG netlist. The distinction between such data 
and selection control elements was previously discussed 
with respect to Table VIII. In one embodiment, such dis- 
45 cernment may be performed with a high-level design lan- 
guage. In certain embodiments, there are additional advan- 
tages in the subsequent optimization where the data and 
control are identified from the original behavioral netlist. 
Once the data and control elements have been identified, the 
SO operations identified in blocks 1016-1068 may be per- 
formed by using the syntactic manipulations described 
above. Thus, at block 1016, connection cells to base Boolean 
values are removed by incorporating the corresponding 
functions into the syntactic expressions. Similarly, non- 
ss inverting buffers are removed at block 1020 and also incor- 
porated directly into the syntactic expressions. At block 
1024, inverters are removed by syntactically inverting the 
relevant data elements in individual syntactic expressions. 
The removal of redundant nodes at block 1028 may proceed 
60 by reducing, combining, and permuting nodes in the syn- 
tactic expressions. Methods for such reductions, 
combinations, and permutations for certain embodiments 
were described above in connection with FIGS. 9B and 9C. 
At block 1032, inversions are removed. The inversions 
65 removed may include control/state variable inversions, truth 
table inversions and buffer inversions, for which methods of 
removing were described above in connection with FIG. 9A. 
10 
20 to perform the manipulations or optimizations. 
40 above. 
US 6,892,373 B2 
25 26 
A loop comprising blocks 1036 and 1040 may be a computer-readable storage media reader 111Oa, a commu- 
executed to identify and merge fanout nodes. A “fanout nications system 1114, a processing acceleration unit 1116 
node” describes a configuration in which a single output is such as a DSP or special-purpose processor, and a memory 
directed to multiple parts of truth tables and, in Some 1118. The computer-readable storage media reader 111Oa is 
instances, optimizations may be realized by merging such s further connected to a ComPuter-readable storage medium 
fanout nodes. A check is first performed at block 1036 to 1110bj the combination comprehensively representing 
identify whether the ULG netlist includes any fanout nodes, remote, local, fixed, storage devices Plus 
in which case they are reduced at block 1040 by performing 
FIG, 9C. The loop between blocks 1036 and 1040 is 10 tions system 1114 may comprise a wired, 
media for more permanently 
permutations and reductions as described in connection with 
included because the reductions performed at block 1040 The computer lloo also comprises software elements, 
and merged through additional permutations and reductions. 1120, including an operating system 1124 and other code 
The method thus loops until no fanout nodes are identified 1122, such as a program designed to implement optimization 
at block 1036. methods of the invention. It will be apparent to those skilled 
After the fanout nodes have thus been merged, a check is in the art that substantial variations may be used in accor- 
made at block 1044 to identify syntactic expressions corre- dance with specific requirements, F~~ customized 
sponding to synchronous cells in which half the truth-table hardware might also be used and/or particular elements 
states are low. If such an expression is identified, the might be implemented in hardware, software (including 
corresponding control variable is moved to be a reset input 20 portable software, such as applets), or both. Further, con- 
at lo4% A method for doing so is described i~ nection to other computing devices such as network input/ 
connection with FIG. 9D and may include performing output devices may be employed, 
permutations to align the low truth-table states. A similar 
check is made at block 1052 to identify syntactic expressing EXAMPLE 
corresponding to synchronous cells in which half the truth- zs The method described with respect to FIG. 10 was used 
table states are high. If such an expression is identified, the to optimize a netlist for a microcontroller. A synthesized 
corresponding control variable is move to be a set input at netlist of commercial library cells was translated to the ULG 
block 1056. A method for doing so is also described in netlist formalism and optimized by performing the described 
connection with FIG. 9D and may include performing syntactic manipulations. The size of implementing the opti- 
permutations to align the high truth-table states. 30 mized ULG netlist with the cells described herein was then 
At block 1060, the syntactic expressions are grouped by compared with the size of the original implementation. The 
common inputs. Such grouping permits identification of overall size was reduced by about 37%, a significant reduc- 
subfunctions at block 1064. The common subfunctions have tion. 
shared characteristics that may be extracted before reducing V. Digital Design with Syntactic Manipulation 
other nodes. At block 1068, buffers are made to be inverting 35 Referring next to FIG. 12, a flow diagram of an embodi- 
buffers. ment of a process for preparing a ULG ASIC cell library is 
If the original ULG netlist produced at block 1004 was shown. In this embodiment, a new fabrication process is 
nonoptimal, performing the above manipulations may pro- being adapted to use the kernel cellibasic cell topology. The 
duce a different ULG netlist that is amenable to implemen- depicted portion of the process begins in step 1204 where a 
tation with smaller area, greater speed, and/or lower power 40 layout engineer or technician analyzes the layout rules for 
requirements. In some embodiments, it is possible that not the target fabrication process. The fabrication process could 
all of the manipulations will be performed, that some may be have different amounts of metalization layers, different 
performed multiple times, and that they may be performed semiconductor compositions, different transistor types, and 
in a different order than described. Once the method has different topologies such as SOI, etc. that are considered 
produced a new ULG netlist, it may be implemented at block 45 during layout. The kernel cells are laid out, at least partially, 
1072 by translating the syntactic expressions in the ULG by hand to optimize the circuitry in step 1208. Some 
netlist with the cells described above. In such embodiments, embodiments could start the kernel cell layout with a 
the method functions not only to optimize the digital design computer routed design that is hand-customized. Care is 
but also to provide a multiplexor-based implementation of it. taken to have kernel cells of a consistent height and to 
In some alternative embodiments, the resulting ULG netlist SO adhere to abutment guidelines such that clock signals and 
may be amenable to translation back into the original netlist some of the I/O are latitudinally aligned. Other embodi- 
syntax for implementation using Boolean logic gates. In ments could rely upon autorouting entirely to build the 
these embodiments, the method may be viewed as providing kernel cells. 
an optimization of a digital design while retaining its under- The kernel cells can be assembled in a number of ways to 
lying or structural characteristics. ss potentially create hundreds of basic cells 100 in the ULG 
In some embodiments, it is desirable for the techniques ASIC cell library. The basic cell configurations are specified 
used for the syntactic manipulations to be embedded in an in step 1212. This could be done by editing a script fed to the 
optimization tool or synthesizer. Accordingly, the methods tool that combines the kernel cells into basic cells. In step 
of the invention for converting a netlist into a ULG netlist 1216, the kernel cells are automatically assembled into basic 
and for optimizing the ULG netlist may be performed by a 60 cells 100 in this embodiment. Some embodiments could 
computer, one example of a suitable configuration for which assemble the kernel cells manually or in-art manually. Once 
is shown in FIG. 11. This figure broadly illustrates how the basic cells are generated, they are verified in step 1220. 
individual system elements may be implemented in a sepa- This verification validates the digital and analog perfor- 
rated or more integrated manner. The computer 1100 is mance of the basic cells. Any problems uncovered in veri- 
shown comprised of hardware elements that are electrically 65 fication can be fixed in the kernel and/or basic cells. To 
coupled via bus 1112, including a processor 1102, an input complete the ULG ASIC cell library, any specialized cells 
device 1104, an output device 1106, a storage device 1108, are laid-out in step 1224. 
containing computer-readable information. A communica- 
and/or other type of interfacing connection. 
modem, 
may produce Some new fanout nodes that may be identified shown as being currently located within working memory 
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In one embodiment, selection logic is used in digital cuit cards can couple together a number of integrated 
circuits to replace some or all combinatorial logic. A sig- circuits soldered thereon, where the integrated circuits use 
nificant proportion of the basic cells use a ULG 104. In ULGs. 
ASIC cell libraries that include ULG circuits. In one 5 manipulation into digital design, embodiment, the 
embodiment, the ULG circuits come in various sizes, that designer anticipates using syntactic manipulation at the start 
have between two and eight huts and between One and of the design process. Using HDL constructs, such as case 
statements, allows easy mapping to the HDL ASIC cell three select lines. 
The extensive use of ULGs or selection circuits in this library, Digital designers often mix-and-match tools from 
invention could be characterized in a number of ways in the several vendors to develop a design flow suited to a par- 
ticular digital designer. With that in mind, the various below various embodiments, those characterizations include: 
includes a proportion of cells with selection circuits. In various ways and to varying degrees, in the 
various embodiments, the proportion of the cells with art can appreciate, the processing of the design can be 
selection circuits in the ASIC cell library could include, 15 somewhat automated by using scripts to run the various 
for example, 5% or more, 10% or more, 25% or more, tools on various design files, 
50% Or more, 75% Or more, 80% Or more, 90% Or With reference to FIG. 13, a block diagram of an embodi- 
more. ment of a design flow 1300 that uses syntactic manipulation 
(2) A digital IC design using an ASIC cell library that after synthesis is shown. Included in this design flow are an 
includes a Percentage of basic cells that each include 20 HDL entry tool 1304, a synthesis tool 1308, a conventional 
two Or more kernel cells. For example, that Percentage cell library 1324, an optimization tool, a static & dynamic 
could be more than 5%, 10% 20% 30%, 40% 50% timing analysis tool 1316, and a place & route tool 1320. In 
60%, 70%, 80%, or 90%. this embodiment, the digital designer uses all the tools of 
(2) A digital design that includes a proportion of selection their normal design flow, but includes the optimization tool 
circuits. Where the proportion is defined in terms of 2s 1312 after the synthesis tool 1308. The optimization tool 
circuit area, power consumption or number of kernel 1312 performs the syntactic manipulation in this design 
cells. In various embodiments, the proportion of a flow. 
digital design that includes selection circuits could The HDL entry tool 1304 is a software edit tool that 
include 1% or more, 2% or more, 5% or more, 10% or allows the digital designer to enter HDL as a behavioral 
more, 20% or more, 30% or more, 40% or more, or 30 netlist. The HDL could be VHDL, Verilog or Concise 
50% or more. Hardware Description Language (CHDL). CHDL is a HDL 
(3) A digital design implemented in a semiconductor that is tuned for the design constructs beneficial for designs 
circuit where the digital building blocks include with ULG cells. The HDL entry tool 1304 could receive 
memory cells, one input Boolean operators and selec- feedback from the other tools to identify portions of the code 
tion circuits. The selection circuits are non-Boolean 35 that have problems found by those other tools. Other design 
operators and have three or more inputs. In some cases, capture tools could be used instead of a HDL entry tool, for 
there could be a small proportion of the digital building example, state machine tools, RTL tools, schematic capture 
blocks could be Boolean operators, such as 1% or less, tools, etc. Dynamic timing analysis could be performed on 
2% or less, 5% or less, 10% or less, or 20% or less. the behavioral netlist to confirm proper functionality. 
Those digital designs could be embodied in the form of, 40 A behavioral netlist is converted by the synthesis tool 
for example, a structural netlist, a behavioral netlist, a HDL 1308 into a structural netlist using the conventional cell 
netlist, a full-custom ASIC, a semi-custom ASIC, an IP core library 1324 in this embodiment. The behavioral constructs 
circuit, an integrated circuit, a hybrid chip, one or more are converted to Boolean constructs and optimized. From 
masks, a FPGA, or a circuit card having a number of the conventional cell library 1324, cells are used for the 
integrated circuits. The fall-custom and semi-custom ASICs 45 optimized Boolean constructs. In some cases, typical timing 
are defined as custom integrated circuits herein and could values are used by the synthesis tool 1308 to identify 
use at least some standard cells. Structural netlists enumer- potential problems in the conversion process using static 
ate low-level cells to use and how they are interconnected. timing analysis. Dynamic timing analysis could also be 
Behavioral netlists have high-level descriptions of the func- performed on the structural netlist to confirm functionality 
tionality of a circuit similar to high-level programming SO wasn’t compromised during the conversion. 
languages. Case statements, IF-THEN-ELSE statements can The optimization tool 1312 uses syntactic manipulation to 
be easily translated from behavioral constructs to ULG improve the design in at least one of the following areas: 
circuits. Examples of HDL netlists include RTL, VHDL, power consumption, leakage current, fanout, chip area, 
Verilog and CHDL. The HDL netlists may be high-level number of masks, number of process steps, yield, 
behavioral netlists or low-level structural netlists. ASIC ss capacitance, inductance, resistance, glitches, etc. In this 
designs can be full-custom or semi-custom designs. The embodiment, variables can be fed to the optimization tool 
full-custom designs have a full set of masks done for each 1312 in order to set the priorities among these design factors. 
design, whereas the semi-custom designs have some reus- These variables could be set on a scale of one-to-ten to 
able masks that define an array of gates that are custom indicate relative value along a sliding scale. 
interconnected with some unique masks. Where a semi- 60 Some embodiments could optimize for various factors by 
custom ASIC is done, the gates would include ULG circuits. use of alternative cells in the ULG library. Certain cells 
IP core circuits are netlists or maskwork that define a could be optimized for various design factors such as power 
reusable function such as a microprocessor, bus interface, consumption, leakage current, fanout, chip area, number of 
etc. that is typically provided by a third-party vendor. An masks, number of process steps, yield, capacitance, 
integrated circuit is simply a semiconductor chip. Where 65 inductance, resistance, glitches, etc.  During the 
more than one chip is in a package, that package is referred optimization, the alternative cells could be used based upon 
to as a hybrid integrated circuit or multi-chip-module. Cir- how the digital designer set the priority variables. 
contrast, conventional semiconductor circuits do not use There are several approaches to integrating syntactic 
(1) A digital IC design using an ASIC cell library that embodiments integrate the concepts of this invention in 
those 
US 6,892,373 B2 
29 30 
In this embodiment, the optimization tool optimizes the 
structural netlist from the synthesis tool to produce an 
optimized structural netlist that uses the same conventional 
cell library 1324. The synthesized structural netlist is read 
and converted into an intermediate netlist that 
embodiment of the ULGASIC cell library, This embodiment 
of the ULG cell library can be somewhat simplified as the 
variation used in an could be unnecessary when only 
optimizing, Syntactic manipulation is performed upon the 
intermediate netlist according to the optimization priorities, i o  
if specified' Some embodiments 
digital designer. Once the intermediate netlist is optimized, 
it is converted to an optimized structural netlist that uses the 
conventional cell library 1324. 
Static 8~ dynamic timing analysis is run on the optimized 
structural netlist. The static timing analysis takes into 
account timing relationships for the optimized structural 
netlist and identifies portions of the circuit that may fail to With reference to FIG. 17, a block diagram of still another 
meet the timing requires of the circuit. Parameters can be 20 embodiment of a design flow 1700 is shown that uses an 
entered into the synthesis and/or optimization tools 1308, interactive direct verification tool 1704 throughout the 
1312 to prioritize certain portions of the circuit to make design flow 1700. Verification allows debugging a digital 
meeting static timing requirements easier. design throughout the design flow. In this embodiment, the 
in a few forms, Input interactive direct verification tool 1704 tracks the evolution 
waveforms can be designed to the design, where- 25 of the design from a behavioral netlist through to a structural 
forms. To automate this process, test vectors can be devel- CHDL and the flow the ULG library 
oped and applied to the inputs of the circuit whereafter 1504 for the target fabrication process. The various forms of 
the design embodied in the evolving netlist are accessible to output test vectors are tested against the actual output. the interactive direct verification tool 1704. Discrepancies are noted as errors and fixed by tweaking the 30 identified portion of the circuit can be traced through 
behavioral code and synthesisioptimization tools 1308,1312 the various steps of the design flow 1700 using the interac- 
tive direct verification tool. For example, a case statement in such that errors are not introduced into the process. 
netlist, the Place 8~ route 1320 Performs a Physical various structural netlists to see how that case statement was 
layout of the circuit. Alocation for each cell in the optimized 35 implemented, conversely, a portion of a structural netlist 
structural netlist is chosen and traces are laid-out to inter- can be followed back to preceding structural netlists or even 
connect those cells according to the netlist. These types of the behavioral netlist. 
tools 1320 are automated or semi-automated. More accurate Referring next to FIG. 18, a block diagram of still another 
timing values are available after place & route because the embodiment of a design flow 1800 is shown that uses an 
trace lengths interconnecting the cells is known. Further 40 interactive direct verification tool 1804 throughout the 
staticidynamic analysis 1316 can be performed to assure that design flow and after fabrication. This embodiment shows 
new errors weren't introduced during the place and route the fabrication 1808 and final test 1812 in the design flow. 
process. Once a suitable layout is achieved, masks can be The fabrication 1808 is performed after the design is thor- 
produced and fabrication can start. Dynamic testing on the oughly tested. After production, the chips can be tested 
resulting chip may be performed to test functionality after 45 again. Test vectors are applied to the chip inputs and scan 
fabrication. ports in the dynamic analysis in final test 1812. Where an 
Referring next to FIG. 14, a block diagram of another error can be isolated to a pin or node in final test 1812, the 
embodiment of a design flow 1400 is shown that uses interactive direct verification tool 1804 can show the engi- 
syntactic manipulation and the ULG ASIC cell library. In neer the progression of the design that relates to that failure. 
this embodiment, a ULG cell library 1404 is used during SO With reference to FIG. 19, a flow diagram of an embodi- 
synthesis 1308. By targeting the ULG cell library, the ment of a design process 1900 is shown. In the depicted 
synthesized structural netlist is in a format readily under- portion of the design process 1900, the sequential steps are 
stood by the optimization tool 1312 such that a conversion show along with the test and rework steps. In step 1904, the 
to an intermediate netlist is unnecessary. The optimization digital design is entered using an entry tool. A HDL such as 
tool 1312 performs the syntactic manipulation before con- ss Verilog, VHDL or CHDL is used to enter the behavioral 
verting from the intermediate format to the conventional cell netlist for the circuit being designed. Throughout the design 
library 1324. The optimized structural netlist is uses the entry phase, dynamic timing analysis is performed in step 
conventional cell library 1324, which is understood by the 1916 to verify that the behavioral netlist is probably being 
place & route tool 1320 and the fab or foundry. prepared correctly. At this stage, the dynamic timing analy- 
With reference to FIG. 15, a block diagram of another 60 sis is probably done in a waveform simulation tool. Various 
embodiment of a design flow 1500 is shown that uses the scenarios are designed with the simulation tool to test 
ULG ASIC cell library 1404 for the final netlist used by the various conditions of the digital design. During the timing 
fab or foundry. In this embodiment, the ULG ASIC cell analysis of step 1916, problems could be found in step 1906. 
library 1404 has been produced for the target process at the Rework of the behavioral code could be performed by 
fab or foundry. The synthesis tool 1308 converts the behav- 65 returning to step 1904 where problems are found. Processing 
ioral netlist into a synthesized structural netlist that uses the continues from step 1916 to step 1908 where no problems 
ULG ASIC cell library 1404. The optimization tool can are found. 
process the netlist without any conversion between cell 
libraries such that the resulting optimized structural netlist 
also uses the ULG ASIC cell library. 
Referring next to FIG. 16, a block diagram of Yet another 
an 5 embodiment of a design flow 1600 is shown that combines 
synthesis and syntactic manipulation into a single tool 1604. 
The synthesis & optimization tool 1604 takes the behavioral 
netlist from the HDL entry tool 1304 and converts it to an 
intermediate structural netlist using the ULG ASIC cell 
library 1404. The intermediate structural netlist is optimized 
using syntactic manipulation with the tool 1604 to produce 
an optimized structural netlist that uses the ULG cell library 
CHDL, 
embodiments, the synthesis & optimization tool 
1604 may not have a ULG cell library 1404 for the target 
ASIC process. In that case, the synthesis & optimization tool 
1604 would convert the intermediate netlist to an optimized 
netlist using the conventional cell library 1324. 
perform a 
Optimization that may Or may not be by the 1404, In this embodiment, the HDL entry tool 1304 uses 
~~~~~i~ timing analysis can 
after the digital designer checks for correct output wave- netlist that has been Placed and routed. The HDL entry tool 
Once the digita1 designer is happy with the the CHDL behavioral code can be followed through to the 
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Synthesis and optimization is performed in step 1908 to 
convert the behavioral netlist to an optimized structural 
netlist. Conversion between cell libraries can also be per- 
formed in this step. Some embodiments may perform the 
synthesis and optimization as separate steps. Static and 
dynamic timing analysis are performed in steps 1912 and 
1916. If problems are found, rework may be done in step 
1904 or step 1908. Rework in step 1908 could include 
changing parameters fed to the synthesis & optimization tool 
1604 or correcting problems with libraries. 
Once generally satisfied with the optimized structural 
netlist, processing continues to step 1920 for place & route 
of the design. In this step, the trace lengths and drive 
requirements are more accurately analyzed to improve the 
verification that can be performed on the digital design. 
Once again static and dynamic timing analysis is performed 
in step 1912 and 1916 to verify the laid-out design still 
behaves properly. Where there are problems as detected in 
step 1906, rework could be performed in steps 1904, 1908 
or 1920. The interactive direct verification tool 1804 can 
assist the digital designer find where flaws were likely 
introduced into the netlist. Where there are no problems after 
layout, the design is fabricated in step 1924. 
Having described several embodiments, it will be recog- 
nized by those of skill in the art that various modifications, 
alternative constructions, and equivalents may be used with- 
out departing from the spirit of the invention. Accordingly, 
the above description should not be taken as limiting the 
scope of the invention, which is defined in the following 
claims. 
What is claimed is: 
1. An ASIC cell library for use in creation of custom 
a plurality of first cells; 
a plurality of second cells, wherein: 
integrated circuits, the ASIC cell library comprising: 
each of the plurality of first cells and each of the 
plurality of second cells are ASIC cells that are 
physically laid out; 
each of the plurality of second cells are comprised of 
two or more kernel cells; 
the two or more kernel cells are physically laid out; 
each of the plurality of second cells that includes a 
kernel cell incorporates a physical layout of the 
kernel cell as a component; and 
the ASIC cell library is at least 5% comprised of second 
cells. 
2. The ASIC cell library for use in creation of custom 
integrated circuits of claim 1, wherein the ASIC cell library 
is one of 10% or more, 20% or more, 30% or more, 40% or 
more, 50% or more, 60% or more, 70% or more, 80% or 
more, 90% or more, and 95% or more comprised of second 
cells. 
3. The ASIC cell library for use in creation of custom 
integrated circuits of claim 1, wherein the plurality of first 
cells includes no kernel cells. 
4. The ASIC cell library for use in creation of custom 
integrated circuits of claim 1, wherein each of the plurality 
of first cells is not entirely composed of kernel cells. 
5. The ASIC cell library for use in creation of custom 
integrated circuits of claim 1, wherein a total number of 
kernel cells is less than one of 10,20,30,40,50,75, and 100. 
6. The ASIC cell library for use in creation of custom 
integrated circuits of claim 1, wherein each of the plurality 
of second cells has at least two of a selection circuit, a 
memory circuit and an one-input Boolean circuit. 
7. The ASIC cell library for use in creation of custom 
integrated circuits of claim 1, wherein each of the plurality 
32 
of second cells has at least two of a selection circuit, a 
memory circuit and a buffer circuit. 
8. The ASIC cell library for use in creation of custom 
integrated circuits of claim 7, wherein each selection circuit 
5 is chosen from a group consisting of a 2 to 1 multiplexor, a 
4 to 1 multiplexer and an 8 to 1 multiplexor. 
9. The ASIC cell library for use in creation of custom 
integrated circuits of claim 7, wherein each memory circuit 
is chosen from a group consisting of a D flip-flop, a setable 
D flip-flop, a resetable D flip-flop, a J-K flip-flop, and a 
flip-flop with scan capability. 
10. The ASIC cell library for use in creation of custom 
integrated circuits of claim 7, where each memory circuit is 
chosen from a group consisting of an asynchronous trig- 
gered flip-flop, a rising-edge synchronous triggered flip-flop, 
a falling-edge synchronous triggered flip-flop, a synchro- 
nous triggered flip-flop, and an edge triggered flip-flop. 
11. The ASIC cell library for use in creation of custom 
integrated circuits of claim 7, wherein the buffer circuit is 
chosen from a group consisting of a non-inverting buffer, an 
20 inverting buffer, a high-drive buffer, and a tristatable buffer. 
12. The ASIC cell library for use in creation of custom 
integrated circuits of claim 7, wherein the buffer circuit is 
chosen from a group consisting of a non-inverting buffer, an 
inverting buffer, a high-drive buffer, a tristatable buffer, and 
25 an inverting buffer with an enable input. 
13. The ASIC cell library for use in creation of custom 
integrated circuits of claim 7, wherein the selection circuit 
passes one of a plurality of inputs to its output. 
14. The ASIC cell library for use in creation of custom 
30 integrated circuits of claim 1, wherein substantially all of the 
kernel cells have a least some hand-layout. 
15. The ASIC cell library for use in creation of custom 
integrated circuits of claim 1, wherein the kernel cells have 
a substantially uniform height. 
16. The ASIC cell library for use in creation of custom 
integrated circuits of claim 1, wherein at least one of the 
plurality of second cells is comprised of two or more kernel 
cells connected using abutment. 
17. The ASIC cell library for use in creation of custom 
40 integrated circuits of claim 16, wherein abutment aligns a 
first I/O of a first kernel cell with a second I/O of a second 
kernel cell along a latitude across an integrated circuit. 
18. The ASIC cell library for use in creation of custom 
integrated circuits of claim 1, wherein kernel cells are 
45 connected by abutment to form the plurality of second cells. 
19. The ASIC cell library for use in creation of custom 
the kernel cells include a plurality of different selection 
circuit types, memory circuit types and buffer circuit 
10 
35 
integrated circuits of claim 1, wherein: 
50 types; 
the selection circuit types include an output; 
the memory circuit types include a memory input; 
the buffer circuit types include a buffer input; and 
the output is aligned latitudinally with at least one of the 
memory input and the buffer input across a row of 
kernel cells on an integrated circuit. 
20. The ASIC cell library for use in creation of custom 
the kernel cells include a plurality of different selection 
circuit types, memory circuit types and buffer circuit 
types; 
55 
integrated circuits of claim 1, wherein: 
6o 
the memory circuit types include a memory output; 
the buffer circuit types include a buffer input; and 
the memory output is aligned latitudinally with the buffer 
input across a row of kernel cells on an integrated 
circuit. 
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21. The ASIC cell library for use in creation of custom 
the kernel cells include a plurality of different memory 
the memory circuit types with a clock input align the ’ circuit. 
26. The integrated circuit cell library for use in circuits 
having digital logic as recited in claim 25, wherein abutment 
aligns a first I/O of a first kernel cell with a second I/O of a 
second kernel cell along a latitude across an integrated 
27. The integrated circuit cell library for use in circuits 
having digital logic as recited in claim 22, wherein kernel 
cells are Connected by abutment to form the Plurality of 
second cells. 
28. An integrated circuit cell library for use in circuits 
having digital logic, the integrated circuit comprising: 
a plurality Of first that is a first percentage Of the 
integrated circuit cell library; 
a Plurality of second cells that is a second Percentage of 
the integrated circuit cell library; 
a plurality of kernel cells with physical layouts that are 
used in forming physical layouts for the plurality of 
second cells, wherein at least some of the plurality of 
second cells include at least two kernel cells coupled 
together through abutment. 
29. The integrated circuit cell library for use in circuits 
having digital logic as recited in claim 28, wherein the 
kernel cells have a substantially uniform height. 
30. The integrated circuit cell library for use in circuits 
having digital logic as recited in claim 28, wherein abutment 
aligns a first I/O of a first kernel cell with a second I/O of a 
second kernel cell along a latitude across an integrated 
circuit. 
integrated circuits of claim 1, wherein: 
circuit types; and 
clock input latitudinally 
an integrated circuit. 
a row of kernel cells on 
22. An integrated circuit cell library for use in circuits 
a plurality of first cells that is a first percentage of the 10 
a plurality of second cells that is a second percentage of 
having digital logic, the integrated circuit comprising: 
integrated circuit cell library; 
the integrated circuit cell library, wherein: 
each of the plurality of second cells is comprised of a 1~ 
the second percentage is more than 5% of the integrated 
23. The integrated circuit cell library for use in circuits 
having digital logic as recited in claim 22, wherein the 2o 
second percentage is chosen from the group consisting of 
10% or more, 20% or more, 30% or more, 40% or more, 
50% or more, 60% or more, 70% or more, 80% or more, 
90% or more, and 95% or more. 
having digital logic as recited in claim 22, wherein the 
kernel cells have a substantially uniform height. 
25. The integrated circuit cell library for use in circuits 
having digital logic as recited in claim 22, wherein at least 
one of the plurality of second cells is comprised of two or 
selection circuit; 
circuit cell library. 
24. The integrated circuit cell library for use in circuits 2s 
more kernel cells connected using abutment. * * * * *  
